PATENT ABSTRACTS OF JAPAN

(11)Publication number:

07-234948

(43) Date of publication of application: 05.09.1995

(51)Int.Cl.

G06T 15/50 G06T 1/60 G06T 1/00 G09G 5/10

(21)Application number: 06-051254

(71)Applicant: NEC CORP

(22)Date of filing:

23.02.1994


(72)Inventor: ITO TARO

(54) PICTURE PROCESSOR

(57)Abstract:

PURPOSE: To make the device compact by attaining the sufficiently fast processing speed when plotting the picture by using the shading technic and reducing the parts cost and the parts mounting area.

CONSTITUTION: A write data controller 3 stores only the color data of the respective picture elements at the plotting start point and the plotting end point in the register of a register group 4 corresponding to the column address from a column address decoder 8. A color data shading arithmetic device 5 performs shading by linearly complementing the color data at the plotting start point and the color data of the plotting end point. The color data of the picture element which is shaded by the arithmetic device 5 is written successively in the



corresponding register in the register group 4 by the write data controller 3. The data of the register group 4 are written in a memory cell array 11 by a max. amt. of 256 picture elements at the same time by a serial write controller 6.

LEGAL STATUS

[Date of request for examination]

27.10.1995

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

3055390

[Date of registration]

14.04.2000

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

(19)日本国特許庁(JP)

(12) 公開特許公報(A)

(11)特許出顧公開發号

特開平7-234948

(43)公開日 平成7年(1995)9月5日

(51) Int.CL.6 (裁別記号 庁内整理番号 P I 技術表示箇所 G O 6 T 15/50 1/60 1/00 9365-5L G O 6 F 15/72 4 6 5 15/64 4 5 O F 審査請求 未請求 請求項の数5 FD (全 6 頁) 最終頁に続く

(21)出顯番号

转顧平6-51254

(22)出頭日

平成6年(1994)2月23日

(71) 出願人 000004237

日本俄気株式会社

京京都港区芝五丁目7番1号

(72) 発明者 伊東 太郎

東京都港区芝五丁昌7番1号 日本電気株

式会社内


(74)代理人 弁理士 ▲柳▼川 信

(54)【発明の名称】 画像処理装置

(57)【要約】

【目的】 シェーディングの手法を用いて画像を描画する際に充分な処理速度を得るとともに 部品コスト及び部品実装面積を低減して装置の小型化を可能とする。

【構成】 ライトデータコントローラ3はカラムアドレスデコーダ8からのカラムアドレスに対応するレジスタ 群4のレジスタに描画開始点及び描画終了点各々の画素の色データのみをストアする。色データシェーディング 演算器5は描画開始点の色データと描画終了点の色データとを報形稿完することでシェーディングを行う。色データシェーディング演算器5でシェーディングされた画 素の色データはライトデータコントローラ3によってレジスタ群4の対応するレジスタに順次書込まれていく。レジスタ群4のデータはシリアルライトコントローラ6によって最大256画素分同時にメモリセルアレイ11に書込まれる。



10

【特許請求の範囲】

【請求項1】 基々色情報をもつ画素データ列を記憶す る画像記憶素子を含む画像処理装置であって、前記画素 データ列の色情報を保持する保持手段と、前記保持手段 に保持された画素データ列の色情報のうち指定された画 素データ各々の色情報を予め設定された方向に順次可変 する色情報可変手段と、前記色情報可変手段で可変され た色情報を前記保持手段に書込む書込み手段と、前記保 持手段の内容を複数の画素データ列の色情報を格納する メモリセルに転送する手段とを前記画像記憶素子に有す ることを特徴とする画像処理装置。

【論求項2】 前記書込み手段による前記色情報可変手 段で可変された色情報を前記保持手段に書込む際に外部 から指定された画素データの色情報の書込みを禁止する 手段を前記画像記憶素子に含むことを特徴とする請求項 1記載の画像処理装置。

【請求項3】 前記書込み手段による前記色情報可変手 段で可変された色情報を前記保持手段に書込む際に前記 色情報を構成するビット情報のうち外部から指定された ビット情報の書込みを禁止する手段を前記画像記憶素子 20 に含むことを特徴とする請求項1または請求項2記載の 画像処理装置。

【請求項4】 前記色情報可変手段は、前記指定された 画素データの色情報うち猫画開始点となる画素データの 色情報及び描画終了点となる画素データの色情報に基づ いて前記描画開始点と前記描画終了点との間の画素デー タ各々の色情報を順次可変するよう構成されたことを特 徴とする請求項1から請求項3のいずれか記載の画像処

【請求項5】 前記色情報可変手段は、前記描画開始点 30 となる画素データの色情報と前記描画終了点となる画素 データの色情報との減算を行う減算手段と、前記減算手 段の減算結果を前記描画開始点と前記描画終了点との間 の画素数で除算する除算手段と、前記除算手段の除算結 果を隣合う画素データの色情報に加算する加算手段とか ら構成されたことを特徴とする請求項4記載の画像処理 装置。

【発明の詳細な説明】

[0001]

【産業上の利用分野】本発明は画像処理装置に関し、特 40 に画像データを高速にメモリセルに書込む必要のある装 置に用いられる半導体画像記憶素子に関する。

[0002]

【従来の技術】従来、コンピュータグラフィックスの分 野では画像をよりリアルに表現するためにシューディン グモデルが用いられている。このシェーディングモデル とは三次元空間の中に物体や光源があるとき、物体の各 点がどのような色や明るさに見えるかを近似的に計算す る方式である。

場合や暗くなっていく場合。あるいは画像の色が徐々に 濃くなっていく場合や薄くなっていく場合に、それを表。 現するためにシェーディングの手法が用いられる。

2

【0004】このシェーディングの手法では画像の明る さや暗さ、あるいは色の濃さを画像データに対して1回 素ずつ計算しており、その計算はソフトウェアまたは外 部のハードウェアを用いて行われている。

【0005】とれらソフトウェアまたは外部のハードウ ェアの計算結果は、行アドレスストローブ信号及び列ア ドレスストローブ信号の立下りのタイミングで決定され るアドレスによって画案の色データを一画素分ずつ画像 記憶素子のメモリに記憶している。

[0006]

【発明が解決しようとする課題】上述した従来の画像記 **健素子では、シェーディングの手法を用いたソフトウェ** アまたは外部のハードウェアの計算結果である画素の色 データのみが記憶されているが、ソフトウェアにより上 記の計算を行い、その計算結果をメモリに記憶する方法 の場合、上記の計算に多大な計算コストがかかるため、 メモリのアクセス速度を高速化しても、シェーディング の手法を用いて画像を描画する際に充分な処理速度を得 ることができない。

【0007】また、外部のハードウェアにより上記の計 算を行い、その計算結果をメモリに記憶する方法の場 台、上記の計算を行うために多大な部品コスト及び広い 部品実装面積が要求されるので、これらが装置を小型化 する際の大きな障害となっている。

【10008】そとで、本発明の目的は上記の問題点を解 消し、シェーディングの手法を用いて画像を描画する際 に充分な処理速度を得ることができ、部品コスト及び部 品実装面積を低減して装置の小型化を可能とすることが できる画像処理装置を提供することにある。

[00009]

【課題を解決するための手段】本発明による画像処理装 置は、各々色情報をもつ画素データ列を記憶する画像記 **健素子を含む画像処理装置であって、前記画素データ列** の色情報を保持する保持手段と、前記保持手段に保持さ れた画素データ列の色情報のうち指定された画素データ 各々の色情報を予め設定された方向に順次可変する色情 級可変手段と、前記色情報可変手段で可変された色情報 を前記保持手段に書込む書込み手段と、前記保持手段の 内容を彼数の画素データ列の色情報を格納するメモリセ ルに転送する手段とを前記画像記憶素子に備えている。 【①①10】本発明による他の画像処理装置は、上記の 構成のほかに、前記書込み手段による前記色情報可変手 段で可変された色情報を前記保持手段に書込む際に外部 から指定された画素データの色情報の書込みを禁止する 手段を前記画像記憶素子に具備している。

【①①11】本発明による別の画像処理装置は、上記の 【①①①3】すなわち、画像が徐々に明るくなっていく 50 構成のほかに、前記書込み手段による前記色情報可変手 段で可変された色情報を前記保持手段に書込む際に前記 色情報を構成するビット情報のうち外部から指定された ビット情報の書込みを禁止する手段を前記画像記憶素子 に具備している。

[0012]

【作用】画案データ列のうち指定された描画開始点の画 素の色データと、描画終了点の画素の色データとの差と 描画画素数とから隣合う画素の可変量を算出し、この可 変量を描画開始点の画素の色データに加算する。

【①①13】その加算結果を描画開始点の画素の色デー タが保持されたレジスタの隣のレジスタに保持する。こ の動作を描画終了点の画素の色データを保持すべきレジ スタまで順次繰返し行う。

【①①14】とれによって、各画家の色データをメモリー セルに転送する前にシェーディングを行うことができる ので、シェーディングの手法を用いて画像を描画する際 に充分な処理速度を得ることができ、部品コスト及び部 品実装面積を低減して装置の小型化を可能とすることが できる。

タに書込む際に外部から指定された画素の色データの書 込みを禁止することで、シェーディングされた色データ に対するラスタ方向のマスクが可能となり、シェーディ ングされた色データの配置制御が高速化される。

【①016】さらに、色データに可変量を加算してレジ スタに書込む際に色データを構成するビット情報のうち 外部から指定されたビット情報の書込みを禁止すること で、シェーディングされた色データに対するメモリの奥 行き方向のマスクガ可能となり、シェーディングされた 色データ全体に対する明暗等の制御を高速化される。 [0017]

【実施例】次に、本発明の一実施例について図面を参照 して説明する。

【①①18】図1は本発明の一箕施例の構成を示すプロ ック図である。図において、本発明の一実施例による画 像記憶素子は入出力バッファ(!nput/Outpu tBuffer) 1と、カウンタ (Counter) 2 と、ライトデータコントローラ(Write Data Controller) 3と、レジスタ群 (Regi lta Value& Shade Color Ca lculator) 5と、シリアルライトコントローラ (Serial Write Controller) 6と、ライトコントローラ(Write Contro ller) 7と、カラムアドレスレコーダ(Colum n Decoder) 8と、アドレスバッファ(Add ress Buffer) 9と、ロウアドレスデコーダ (Law Decoder) 10と、メモリセルアレイ (Memory Cell Array) 11と、シリ アルアクセスメモリ (Serial Access M 50 [0027] ここで、メモリセルアレイ11は256ビ

em) 12と、シリアル出力バッファ(Serial Output Buffer) 13と、ライトマスクレ ジスタ(Write Mask Register) 1 4と、ライトプレーンマスクコントローラ(Wェite Plane Mask Controller) 15 とから構成されている。

【①①19】との画像記憶素子において、レジスタ群4 は各々8ピット長の色データを保持する256個のレジ スタ (レジスタ番号#0~#255) かちなり、256 10 通りの異なる8ビット長の色データを保持することがで きる。ここで、8ビット長の色データ各々は符号無し整 数1バイトで表現できる範囲0~255の色値を表して

【0020】また、色データシューディング演算器5は レジスタ群4に保持された256通りの異なる8ビット 長の色データをシェーディングする機能を持っている。 【0021】上記の画像記憶案子を用いて色データのシ ェーディングを行う場合、まずレジスタ群4内のレジス タ番号#0~#255の間の任意の隣接しない2つのレ 【()()15】また、色データに可変量を加算してレジス 20 ジスタに矢々箱園開始点及び描画終了点の画案の色デー タを与える必要がある。

> 【0022】そこで、シェーディングされた回素の色デ ータの書込みを行う開始点及び終了点のカラムアドレス をカラムアドレスデコーダ8 でデコードしてライトデー タコントローラ3に出力し、ライトデータコントローラ 3によってそれらのカラムアドレスに対応するレジスタ 群4のレジスタに描画開始点及び描画終了点各々の画案 の色データのみをストアする。

【①①23】このシェーディング描画を行う描画画素数 30 は、「(描画終了点のカラムアドレス)-(描画開始点 のカラムアドレス)+1」という計算式からカウンタ2 で演算されて保持される。

【0024】色データシェーディング演算器5は猫画闘 始点の色データと描画終了点の色データとを線形補完す ることでシェーディングを行う。すなわち、色データシ ェーディング演算器 5 は猫画開始点の色データと猫画終 了点の色データとの差分を計算し、その差分を描画画素 数で割って回素毎に順次累算していく値を求める。

【0025】色データシェーディング演算器5はその氽 ster) 4と、色データシェーディング演算器 (De 40 めた値を順次階合う画素の色データに触算していくこと でシェーディングを行う。色データシェーディング演算 器5でシューディングされた画素の色データはライトデ ータコントローラ3によってレジスタ群4の対応するレ ジスタに順次書込まれていく。

> 【0026】レジスタ群4にシューディング描画を行お うとする画案の色データが全て書込まれると、シリアル ライトコントローラ6によってレジスタ群4のデータが 最大256回素分同時にメモリセルアレイ11に書込ま れる.

【0028】一方、入出力バッファ1に接続されたデー タバス(図示せず)に、猫画開始点及び描画終了点各々 の色データとともにラスタ方向のマスクデータを与えた 場合。そのマスクデータによってマスクされる色データ のレジスタ群4への書込みは禁止される。

【0029】すなわち、色データシェーディング演算器 5でシェーディングされた画素の色データがライトデー 10 タコントローラ3によってレジスタ群4の対応するレジ スタに書込まれるとき、ライトデータコントローラ3は マスクデータにしたがって対応する色データのレジスタ 群4への書込みを禁止する。

【0030】よって、レジスタ群4からメモリセルアレ イ11にはマスクデータによってマスクされなかった色 データのみが転送されることとなる。これによって、表 示画面(図示せず)のラスタ方向にシェーディングされ た色データの書込みを画素単位で禁止することができ

【0031】また、入出力バッファ1に接続されたデー タバスに、描画開始点及び描画終了点番々の色データと ともにメモリの興行き方向のマスクデータを与えた場 台、色データを構成する8ビットのうちマスクデータに よってマスクされるビットに対応する色データのメモリ セルアレイ11への書込みが禁止される。

【①032】すなわち、データバスから入出力バッファ 1に入力されたマスクデータは、入出力バッファ 1から ライトマスクレジスタ14にストアされる。ライトプレ セルアレイ!」にシェーディングされた色データが転送 されるときに、ライトマスクレジスタ14にストアされ ているマスクデータに基づき、色データを構成する8ビ ットのうち対応するビットの色データをレジスタ群4か ちメモリセルアレイ11に転送するのを禁止する。 これ によって、メモリセルアレイ11の奥行き方向の任意の ビットにシェーディングされた色データの書込みを禁止 することができる。

【0033】図2は図1の色データシェーディング演算 器5の構成を示すプロック図である。図において、色デ 40 スタ群4の古から左の順となる。 ータシェーディング演算器5は8ビット減算器(8 b ıtsubber》51と、16ビット除算器(16 bit divider) 52と、16ビットデータレ ジスタ (16 bit data register) 53と、16ビット加算器(16 bit adde r) 5.4 とから構成されている。ここで、1.6 ビットデ ータレジスタ53は内部を整数部8ビット及び小数部8 ビットとして使用する。

【0034】色データシェーディング演算器5は色デー タをシェーディングする際に、レジスタ群4から与えら 50 れた2点(描画開始点及び描画終了点)の画案の色デー タと猫画画素敷とに基づいて2点間の色データの差を算 出する。

【0035】すなわち、8ビット減算器51は猫画終了 点の色データから描画開始点の色データを引いて、それ ら2点間の差を算出する。16ピット除算器52は8ピ ット演算器51で算出された2点間の差を描画画素数で 割って2点間の色データの差分ム値を算出する。

【0036】上途したように、2点間の色データの差分 △値は、「【(維画終了点の色データ)-(描画開始点 の色データ)] / 描画画素數 」という計算式で求めるこ とができる。この求められた2点間の色データの差分△ 値は16ビットデータレジスタ53に保持される。

【()()37】 猫画開始点と猫画終了点との間の各画素の メモリセルアレイ11に書込む色データを決定するに は、16ピット加算器54で描画開始点の色データに2 点間の色データの差分△値を加算していくことによって 行う。

【①①38】すなわち、レジスタ#nに描画開始点の色 20 データが格納されている場合、このレジスタ#nに格納 された色データに16ビットデータレジスタ53に保持 された差分△値を16ビット加算器54で加算し、その 値をレジスタ# (n+1) に画素の色データとして書込

【1)()39】また、レジスタ#(n+1)の色データに 差分△値を加算し、その値をレジスタ#(n+2)に画 素の色データとして書込むというように、隣のレジスタ に保持された色データに差分心値を加算してライトデー タコントローラ3の制御でレジスタ群4に順次書込んで ーンマスクコントローラ15はレジスタ群4からメモリ 30 いく。ここで、レジスタ群4には計算された色データの 整数部8ピットが書込まれる。

> 【()()4()】上記のようにして計算された色データの書 込み順序は、(猫面開始点の色データが格納されたレジ スタ番号)く(描画終了点の色データが格納されたレジ スタ番号》の場合、レジスタ群4の左から右の順とな

> 【①①41】一方、(描画開始点の色データが格納され たレジスタ香号)>(描画終了点の色データが格納され たレジスタ番号)の場合。色データの書込み順序はレジ

> 【0042】例えば、シェーディングされた色データが レジスタ#29~#228に格納され、描画開始点の色 データをx、猫画終了点の色データをyとすると、レジ スタ#30にはx+(x-y)/200が、レジスタ# 31にはx+2[(x-y)/200]が失っ格納され る.

> 【0.043】以降、レジスタ#32~#227に順次差 分△値が気算された色データが格納され、レジスタ#2 28に描画終了点の色データyが格納されるというよう に順次△値 [(x-y) /200] が累算されて格納さ

れることになる。

【①①4.4】したがって、色データシェーディング演算 器5に16ビット加算器54の加算結果を保持するレジ スタと、このレジスタと外部から入力される色データと のうち一方を選択するセレクタとを設けて16ビット加 算器54の加算結果に順次△値を加算していくようにし てもよい。

【0045】とのように、色データのシューディングを 画像記憶素子の内部に設けた色データシューディング演 するための外部のハードウェアが不要となる。

【①①46】よって、シェーディングの手法を用いて画 像を描画する際に充分な処理速度を得ることができ、部 品コスト及び部島実装面積を低減して装置の小型化を可 能とすることができる。

【0047】また、1回のメモリアクセスで、シェーデ ィングされた色データをラスタ方向に同時に描画するこ とができるので、極めて高速なシューディング猫画を行 うととができる。

【0048】さらに、この1回のメモリアクセスで、シ 20 ェーディングされた色データに対するラスタ方向または メモリの奥行き方向のマスクも行うことができるので、 シェーディングされた色データの配置やその色データ全 体に対する明暗等の制御を高速に行うことができる。 [0049]

【発明の効果】以上説明したように本発明の画像処理装 各々の色情報を予め設定された方向に順次可変してレジ スタに書込み、とのレジスタに書込まれた画素データの 色情報をメモリセルに転送することによって、シェーデ 30 15 ィングの手法を用いて画像を描画する際に充分な処理速 度を得ることができ、部品コスト及び部品実装面積を低 減して装置の小型化を可能とすることができるという効 果がある。

【① 050】また、本発明の他の画像処理装置によれ *

* は、可変された画素データの色情報をレジスタに書込む 際に外部から指定された画素データの色情報の書込みを 禁止することによって、シェーディングされた色情報に 対するラスタ方向のマスクを行うことができ、シェーデ ィングされた色データの配置制御を高速化することがで きるという効果がある。

【①①51】さらに、本発明の別の画像処理装置によれ は 可変された画素データの色情報をレジスタに書込む 際に色情報を構成するビット情報のうち外部から指定さ 算器5で行うととによって、色データをシューディング(10)れたビット情報の書込みを禁止するととによって、シェ ーディングされた色情報に対するメモリの奥行き方向の マスクを行うことができ、シェーディングされた色情報 全体に対する明暗等の制御を高速化することができると いう効果がある。

【図面の簡単な説明】


【図1】本発明の一実施例の構成を示すブロック図であ

【図2】図1の色データシェーディング演算器の構成を 示すプロック図である。


【符号の説明】

- 2 カウンタ
- ライトデータコントローラ
- レジスタ群
- 色データシェーディング演算器
- シリアルライトコントローラ
- ライトコントローラ
- 8 カラムアドレスデコーダ
- 11 メモリセルアレイ
- 14 ライトマスクレジスタ
- ライトプレーンマスクコントローラ
- 8ピット減算器 5.1
- 52 16ピット除算器
- 16ビットデータレジスタ 5.3
- 5.4 1.6 ビット加算器

[**2**2]



[図1]



フロントページの続き

(51)Int.Cl.°

庁内整理香号

FΙ

技術表示箇所

G 0 6 F 15/66 3 1 0

G 0 9 G 5/10

B 9471-5G

Machine English Translation of JP07-234948

* NOTICES *

Japan Patent Office is not responsible for any

damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] A maintenance means to be an image processing system containing the image storage element which memorizes the pixel data stream which has color information respectively, and to hold the color information on said pixel data stream, with the color information adjustable means which carries out adjustable [of the color information of each pixel data specified among the color information on the pixel data stream held at said maintenance means] in the direction set up beforehand one by one The image processing system characterized by having the write-in means which writes the color information by which adjustable was carried out with said color information adjustable means in said maintenance means, and a means to transmit the contents of said maintenance means to the memory cell which stores the color information on two or more pixel data streams, in said image storage element.

[Claim 2] The image processing system according to claim 1 characterized by including a means to forbid the writing of the color information on the pixel data specified from the outside when writing the color information by which adjustable was carried out with said color information adjustable means by said write-in means in said maintenance means in said image storage element.

[Claim 3] The image processing system according to claim 1 or 2 characterized by including a means to forbid the writing of the bit information specified from the outside among the bit information which constitutes said color information in case the color information by which adjustable was carried out with said color information adjustable means by said write-in means is written in said maintenance means in said image storage element.

[Claim 4] said color information adjustable means -- the color information on said specified pixel data -- either of claim 1 to claims 3 characterized by to be constituted so that it may carry out adjustable [of the color information of each pixel data between said drawing start point and said point ending / drawing] one by one based on the color information on the pixel data used as the color information on pixel data and the point ending [drawing] which turns into a drawing start point inside -- the image processing system of a publication.

[Claim 5] A subtraction means to perform subtraction with the color information on the pixel data used as the color information on pixel data that said color information adjustable means serves as said drawing start point, and said point ending [drawing], The image processing system according to claim 4 characterized by consisting of a division means which does the division of the subtraction result of said subtraction means with the number of pixels between said drawing start point and said point ending [drawing], and an addition means to add the division result of said division means to the color information on ****** pixel data.

DETAILED DESCRIPTION

[Detailed Description of the Invention] [0001]

[Industrial Application] Especially this invention relates to the semi-conductor image storage element used for equipment with the need of writing image data in a memory cell at a high speed about an image processing system.

[0002]

[Description of the Prior Art] Conventionally, in the field of computer graphics, in order to express an image with reality, the shading model is used. This shading model is a method which calculates in approximation whether objective each point is visible to what kind of color and brightness, when a body and the light source are in three-dimensions space.

[0003] That is, when [when the image becomes bright gradually] becoming dark, when the color of an image becomes deep gradually, or when becoming thin, the technique of shading is used in order to express it.

[0004] By the technique of this shading, it has calculated 1 pixel of thickness of the brightness of an image, or a darkness or a color at a time to image data, and that count is performed using software or external hardware.

[0005] The count result of these software or external hardware has memorized every 1 pixel of color data of a pixel in the memory of an image storage element with the address determined to the timing of falling of a row-address strobe signal and a column address strobe signal. [0006]

[Problem(s) to be Solved by the Invention] Although only the color data of the pixel which it is as a result of [of the software which used the technique of shading, or external hardware] count are memorized in the conventional image storage element mentioned above Software performs the above-mentioned count, and since great count cost starts the above-mentioned count in the case of the approach of memorizing the count result in memory, even if it accelerates the access rate of memory, in case an image is drawn using the technique of shading, sufficient processing speed cannot be obtained.

[0007] Moreover, since great components cost and a large component-side product are required in order for external hardware to perform the above-mentioned count and to perform the above-mentioned count in the case of the approach of memorizing the count result in memory, it has been a serious failure at the time of these miniaturizing equipment.

[0008] Then, it is in the purpose of this invention offering the image processing system which can cancel the above-mentioned trouble, can obtain sufficient processing speed in case an image is drawn using the technique of shading, can reduce components cost and a component-side product, and can enable the miniaturization of equipment.

[0009]

[Means for Solving the Problem] A maintenance means for the image processing system by this invention to be an image processing system containing the image storage element which memorizes the pixel data stream which has color information respectively, and to hold the color information on said pixel data stream, with the color information adjustable means which carries out adjustable [of the color information of each pixel data specified among the color information on the pixel data stream held at said maintenance means] in the direction set up beforehand one by one Said image storage element is equipped with the write-in means which writes the color

information by which adjustable was carried out with said color information adjustable means in said maintenance means, and a means to transmit the contents of said maintenance means to the memory cell which stores the color information on two or more pixel data streams.

[0010] In case other image processing systems by this invention write the color information by which adjustable was carried out with said color information adjustable means by said write-in means in said maintenance means besides the above-mentioned configuration, they possess a means to forbid the writing of the color information on the pixel data specified from the outside, in said image storage element.

[0011] In case another image processing system by this invention writes the color information by which adjustable was carried out with said color information adjustable means by said write-in means in said maintenance means besides the above-mentioned configuration, it possesses a means to forbid the writing of the bit information specified from the outside among the bit information which constitutes said color information, in said image storage element. [0012]

[Function] The good variate of a ****** pixel is computed from the difference of the color data of the pixel of the drawing start point specified among pixel data streams, and the color data of the pixel of the point ending [drawing], and the number of drawing pixels, and this good variate is added to the color data of the pixel of a drawing start point.

[0013] The addition result is held to the register of the next door of the register with which the color data of the pixel of a drawing start point were held. Even the register which should hold the color data of the pixel of the point ending [drawing] performs this actuation repeatedly one by one.

[0014] By this, since shading can be performed before transmitting the color data of each pixel to a memory cell, in case an image is drawn using the technique of shading, sufficient processing speed can be obtained, components cost and a component-side product can be reduced, and the miniaturization of equipment can be enabled.

[0015] Moreover, the mask of the direction of a raster to the color data by which shading was carried out becomes possible by forbidding the writing of the color data of the pixel specified from the outside, in case a good variate is added to color data and it writes in a register, and the configuration control of color data by which shading was carried out is accelerated.

[0016] Furthermore, MASUKUGA of the depth direction of the memory to the color data by which shading was carried out becomes possible by forbidding the writing of the bit information specified from the outside among the bit information which constitutes color data, in case a good variate is added to color data and it writes in a register, and control of the light and darkness to the whole color data by which shading was carried out etc. is accelerated.

[0017]

[Example] Next, one example of this invention is explained with reference to a drawing. [0018] <u>Drawing 1</u> is the block diagram showing the configuration of one example of this invention. In drawing, the image storage element by one example of this invention An input output buffer 1 (Input/OutputBuffer), A counter (Counter) 2 and the light data controller 3 (Write Data Controller), The register group (Register) 4 and the color data shading computing element 5 (Delta Value& Shade Color Calculator), The serial light controller 6 (Serial Write Controller), The light controller 7 (Write Controller), The column address recorder 8 (Column Decoder), An address buffer (Address Buffer) 9 and the row address decoder 10 (Law Decoder), The memory cell array 11 (Memory Cell Array), Serial access memory 12 (Serial Access Mem), The serial output buffer 13 (Serial Output Buffer), It consists of a light mask register (Write Mask Register)

14 and a light plane mask controller (Write Plane Mask Controller) 15.

[0019] In this image storage element, the register group 4 consists of 256 registers (register number #0-#255) which hold the color data of 8 bit length respectively, and can hold the color data of 256 kinds of different 8 bit length. Here, the color data of each of 8 bit length express the color value of the range 0-255 which can be expressed for the sign-less integer of 1 byte.
[0020] Moreover, the color data shading computing element 5 has the function which carries out shading of the color data of 256 kinds held at the register group 4 of different 8 bit length.
[0021] When performing shading of color data using the above-mentioned image storage element, it is necessary to give the color data of the pixel of a drawing start point and the point ending [drawing] to two registers with which the arbitration between register number #0-#255 in the register group 4 does not adjoin probably, respectively.

[0022] then, the column address of the start point which writes in the color data of the pixel by which shading was carried out, and an ending point is decoded by the column address decoder 8, it outputs to the light data controller 3, and only a drawing start point and the color data of the pixel of each point ending [drawing] are stored in the register of the register group 4 corresponding to those column addresses by the light data controller 3.

[0023] The number of drawing pixels which performs this shading drawing is calculated and held with a counter 2 from the formula "-(column address of the point ending [drawing]) (column address of a drawing start point) 1 [+]."

[0024] The color data shading computing element 5 performs shading by carrying out the linearity complement of the color data of a drawing start point, and the color data of the point ending [drawing]. That is, the color data shading computing element 5 calculates the difference of the color data of a drawing start point, and the color data of the point ending [drawing], and calculates the value which divides the difference by the number of drawing pixels, and carries out sequential accumulation for every pixel.

[0025] The color data shading computing element 5 performs shading by adding the calculated value to the color data of a ****** pixel one by one. The color data of the pixel by which shading was carried out with the color data shading computing element 5 are written in the register to which the register group 4 corresponds by the light data controller 3 one by one. [0026] If all the color data of the pixel which is going to perform shading drawing in the register group 4 are written in, the data of the register group 4 will be written in coincidence by a maximum of 256 pixels by the serial light controller 6 at the memory cell array 11. [0027] Here, the memory cell of 256 bit x512 consists of eight pieces, and, as for the memory cell array 11, a column address is supplied to these eight memory cells of each from eight column address decoders 8, respectively.

[0028] on the other hand, when the mask data of the direction of a raster are given to the data bus (not shown) connected to the input output buffer 1 with a drawing start point and the color data of each point ending [drawing], the writing to the register group 4 of the color data by which a mask is carried out with the mask data is forbidden.

[0029] That is, when the color data of the pixel by which shading was carried out with the color data shading computing element 5 are written in the register to which the register group 4 corresponds by the light data controller 3, the light data controller 3 forbids the writing to the register group 4 of the color data which correspond according to mask data.

[0030] Therefore, only the color data by which a mask was not carried out with mask data will be transmitted to the memory cell array 11 from the register group 4. By this, the writing of color data by which shading was carried out in the direction of a raster of a display screen (not shown)

can be forbidden per pixel.

[0031] moreover, when the mask data of the depth direction of memory are given to the data bus connected to the input output buffer 1 with a drawing start point and the color data of each point ending [drawing], the writing to the memory cell array 11 of the color data corresponding to the bit by which a mask is carried out with mask data among 8 bits which constitutes color data is forbidden.

[0032] That is, the mask data inputted into the input output buffer 1 from the data bus are stored in the light mask register 14 from an input output buffer 1. The light plane mask controller 15 is forbidden from transmitting the color data of a bit which correspond among 8 bits which constitutes color data from the register group 4 to the memory cell array 11 based on the mask data currently stored in the light mask register 14, when the color data by which shading was carried out to the memory cell array 11 from the register group 4 are transmitted. By this, the writing of color data by which shading was carried out to the bit of the arbitration of the depth direction of the memory cell array 11 can be forbidden.

[0033] <u>Drawing 2</u> is the block diagram showing the configuration of the color data shading computing element 5 of <u>drawing 1</u>. In drawing, the color data shading computing element 5 consists of the 8-bit subtractor (8 bitsubber) 51, a 16-bit divider (16 bit divider) 52, a 16-bit data register (16 bit data register) 53, and a 16-bit adder (16 bit adder) 54. Here, the 16-bit data register 53 uses the interior as 8 bits of integer part, and 8 bits of fraction part.

[0034] In case the color data shading computing element 5 carries out shading of the color data, it computes the difference of the color data for two points based on the color data and the number of drawing pixels of the pixel of two points (a drawing start point and point ending [drawing]) which were given from the register group 4.

[0035] Namely, the 8-bit subtractor 51 computes the difference for these two points by lengthening the color data of a drawing start point from the color data of the point ending [drawing]. the difference for two points by which the 16-bit divider 52 was computed with the 8-bit subtractor 51 -- the number of drawing pixels -- dividing -- the difference of the color data for two points -- delta value is computed.

[0036] it mentioned above -- as -- the difference of the color data for two points -- delta value can be calculated in the formula "[(color data of the point ending [drawing]) - (color data of a drawing start point)] / the number of drawing pixels." the difference of the color data for these two points searched for -- delta value is held at the 16-bit data register 53.

[0037] for determining the color data written in the memory cell array 11 of each pixel between a drawing start point and the point ending [drawing] -- the 16-bit adder 54 -- the color data of a drawing start point -- the difference of the color data for two points -- it carries out by adding delta value.

[0038] namely, the difference held at the 16-bit data register 53 at the color data stored in this register #n when the color data of a drawing start point were stored in register #n -- delta value is added with the 16-bit adder 54, and that value is written in register # (n+1) as color data of a pixel.

[0039] moreover, the color data of register # (n+1) -- difference -- the color data held at the next register as delta value was added and the value was written in register # (n+2) as color data of a pixel -- difference -- delta value is added and it writes in the register group 4 one by one by control of the light data controller 3. Here, 8 bits of integer part of the calculated color data are written in the register group 4.

[0040] the write-in sequence of the color data calculated as mentioned above -- < (register

number in which the color data of a drawing start point were stored) (register number in which the color data of the point ending [drawing] were stored) -- it is -- a case -- the register group 4 -- it becomes right order from the left.

[0041] On the other hand, when it is > (register number in which the color data of a drawing start point were stored) (register number in which the color data of the point ending [drawing] were stored), the write-in sequence of color data serves as left order from the right of the register

group 4.

[0042] For example, when the color data by which shading was carried out are stored in register #29-#228 and set the color data of x and the point ending [drawing] to y for the color data of a drawing start point, x+(x-y) / 200 are stored in register #30, and x+2 [(x-y) /200] is stored in register #31, respectively.

[0043] register #32-#227 [henceforth,] -- one by one -- difference -- one by one, delta value [(x-y) /200] will accumulate and will be stored as the color data which ** value accumulated are stored and the color data y of the point ending [drawing] are stored in register #228.

[0044] Therefore, the selector which chooses one side among the color data inputted into the color data shading computing element 5 from the register holding the addition result of the 16-bit adder 54, this register, and the outside is prepared, and you may make it add delta value to the addition result of the 16-bit adder 54 one by one.

[0045] Thus, the hardware of the exterior for carrying out shading of the color data becomes unnecessary by performing shading of color data with the color data shading computing element 5 formed in the interior of an image storage element.

[0046] Therefore, in case an image is drawn using the technique of shading, sufficient processing speed can be obtained, components cost and a component-side product can be reduced, and the miniaturization of equipment can be enabled.

[0047] Moreover, since the color data by which shading was carried out can be drawn in the direction of a raster by one memory access at coincidence, very high-speed shading drawing can be performed.

[0048] Furthermore, since the mask of the direction of a raster over the color data by which shading was carried out, or the depth direction of memory can also be performed, the light and darkness to the arrangement of color data by which shading was carried out, or its whole color data etc. are controllable by this one memory access at a high speed.

[0049]

[Effect of the Invention] The writing [as explained above, carry out adjustable / of the color information of each pixel data which was specified among pixel data streams according to the image processing system of this invention / in the direction set up beforehand one by one, and] to a register By transmitting the color information on the pixel data written in this register to a memory cell In case an image is drawn using the technique of shading, sufficient processing speed can be obtained, and it is effective in the ability to reduce components cost and a component-side product, and enable the miniaturization of equipment.

[0050] Moreover, in case the color information on the pixel data by which adjustable was carried out is written in a register according to other image processing systems of this invention, by forbidding the writing of the color information on the pixel data specified from the outside, the mask of the direction of a raster to the color information by which shading was carried out can be performed, and it is effective in the configuration control of color data by which shading was carried out being accelerable.

[0051] Furthermore, by forbidding the writing of the bit information specified from the outside

among the bit information which constitutes color information in case the color information on the pixel data by which adjustable was carried out is written in a register according to another image processing system of this invention The mask of the depth direction of memory to the color information by which shading was carried out can be performed, and it is effective in control of the light and darkness to the whole color information by which shading was carried out etc. being accelerable.

TECHNICAL FIELD

[Industrial Application] Especially this invention relates to the semi-conductor image storage element used for equipment with the need of writing image data in a memory cell at a high speed about an image processing system.

PRIOR ART

[Description of the Prior Art] Conventionally, in the field of computer graphics, in order to express an image with reality, the shading model is used. This shading model is a method which calculates in approximation whether objective each point is visible to what kind of color and brightness, when a body and the light source are in three-dimensions space.

[0003] That is, when [when the image becomes bright gradually] becoming dark, when the color of an image becomes deep gradually, or when becoming thin, the technique of shading is used in order to express it.

[0004] By the technique of this shading, it has calculated 1 pixel of thickness of the brightness of an image, or a darkness or a color at a time to image data, and that count is performed using software or external hardware.

[0005] The count result of these software or external hardware has memorized every 1 pixel of color data of a pixel in the memory of an image storage element with the address determined to the timing of falling of a row-address strobe signal and a column address strobe signal.

EFFECT OF THE INVENTION

[Effect of the Invention] as explained above, according to the image processing system of this invention, carry out adjustable [of the color information of each pixel data specified among pixel data streams] in the direction set up beforehand one by one By transmitting the color information on the pixel data written in the register at writing and this register to a memory cell, in case an image is drawn using the technique of shading, sufficient processing speed can be obtained, and it is effective in the ability to reduce components cost and a component-side product, and enable the miniaturization of equipment.

[0050] Moreover, in case the color information on the pixel data by which adjustable was carried out is written in a register according to other image processing systems of this invention, by forbidding the writing of the color information on the pixel data specified from the outside, the mask of the direction of a raster to the color information by which shading was carried out can be

performed, and it is effective in the configuration control of color data by which shading was carried out being accelerable.

[0051] Furthermore, the thing for which the writing of the bit information specified from the outside among the bit information which constitutes color information is forbidden in case the color information on the pixel data by which adjustable was carried out is written in a register according to another image processing system of this invention, The mask of the depth direction of memory to the color information by which shading was carried out can be performed, and it is effective in control of the light and darkness to the whole color information by which shading was carried out etc. being accelerable.

TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention] Although only the color data of the pixel which it is as a result of [of the software which used the technique of shading, or external hardware] count are memorized in the conventional image storage element mentioned above Software performs the above-mentioned count, and since great count cost starts the above-mentioned count in the case of the approach of memorizing the count result in memory, even if it accelerates the access rate of memory, in case an image is drawn using the technique of shading, sufficient processing speed cannot be obtained.

[0007] Moreover, since great components cost and a large component-side product are required in order for external hardware to perform the above-mentioned count and to perform the above-mentioned count in the case of the approach of memorizing the count result in memory, it has been a serious failure at the time of these miniaturizing equipment.

[0008] Then, it is in the purpose of this invention offering the image processing system which can cancel the above-mentioned trouble, can obtain sufficient processing speed in case an image is drawn using the technique of shading, can reduce components cost and a component-side product, and can enable the miniaturization of equipment.

MEANS

[Means for Solving the Problem] A maintenance means for the image processing system by this invention to be an image processing system containing the image storage element which memorizes the pixel data stream which has color information respectively, and to hold the color information on said pixel data stream, with the color information adjustable means which carries out adjustable [of the color information of each pixel data specified among the color information on the pixel data stream held at said maintenance means] in the direction set up beforehand one by one Said image storage element is equipped with the write-in means which writes the color information by which adjustable was carried out with said color information adjustable means in said maintenance means, and a means to transmit the contents of said maintenance means to the memory cell which stores the color information on two or more pixel data streams.

[0010] In case other image processing systems by this invention write the color information by which adjustable was carried out with said color information adjustable means by said write-in means in said maintenance means besides the above-mentioned configuration, they possess a

means to forbid the writing of the color information on the pixel data specified from the outside, in said image storage element.

[0011] In case another image processing system by this invention writes the color information by which adjustable was carried out with said color information adjustable means by said write-in means in said maintenance means besides the above-mentioned configuration, it possesses a means to forbid the writing of the bit information specified from the outside among the bit information which constitutes said color information, in said image storage element.

OPERATION

[Function] The good variate of a ****** pixel is computed from the difference of the color data of the pixel of the drawing start point specified among pixel data streams, and the color data of the pixel of the point ending [drawing], and the number of drawing pixels, and this good variate is added to the color data of the pixel of a drawing start point.

[0013] The addition result is held to the register of the next door of the register with which the color data of the pixel of a drawing start point were held. Even the register which should hold the color data of the pixel of the point ending [drawing] performs this actuation repeatedly one by one.

[0014] By this, since shading can be performed before transmitting the color data of each pixel to a memory cell, in case an image is drawn using the technique of shading, sufficient processing speed can be obtained, components cost and a component-side product can be reduced, and the miniaturization of equipment can be enabled.

[0015] Moreover, the mask of the direction of a raster to the color data by which shading was carried out becomes possible by forbidding the writing of the color data of the pixel specified from the outside, in case a good variate is added to color data and it writes in a register, and the configuration control of color data by which shading was carried out is accelerated.
[0016] Furthermore, MASUKUGA of the depth direction of the memory to the color data by which shading was carried out becomes possible by forbidding the writing of the bit information specified from the outside among the bit information which constitutes color data, in case a good variate is added to color data and it writes in a register, and control of the light and darkness to the whole color data by which shading was carried out etc. is accelerated.

EXAMPLE

[Example] Next, one example of this invention is explained with reference to a drawing. [0018] <u>Drawing 1</u> is the block diagram showing the configuration of one example of this invention. In drawing, the image storage element by one example of this invention An input output buffer 1 (Input/OutputBuffer), A counter (Counter) 2 and the light data controller 3 (Write Data Controller), The register group (Register) 4 and the color data shading computing element 5 (Delta Value& Shade Color Calculator), The serial light controller 6 (Serial Write Controller), The light controller 7 (Write Controller), The column address recorder 8 (Column Decoder), An address buffer (Address Buffer) 9 and the row address decoder 10 (Law Decoder), The memory cell array 11 (Memory Cell Array), Serial access memory 12 (Serial Access Mem), The serial

output buffer 13 (Serial Output Buffer), It consists of a light mask register (Write Mask Register) 14 and a light plane mask controller (Write Plane Mask Controller) 15.

[0019] In this image storage element, the register group 4 consists of 256 registers (register number #0-#255) which hold the color data of 8 bit length respectively, and can hold the color data of 256 kinds of different 8 bit length. Here, the color data of each of 8 bit length express the color value of the range 0-255 which can be expressed for the sign-less integer of 1 byte.
[0020] Moreover, the color data shading computing element 5 has the function which carries out shading of the color data of 256 kinds held at the register group 4 of different 8 bit length.
[0021] When performing shading of color data using the above-mentioned image storage element, it is necessary to give the color data of the pixel of a drawing start point and the point ending [drawing] to two registers with which the arbitration between register number #0-#255 in the register group 4 does not adjoin probably, respectively.

[0022] then, the column address of the start point which writes in the color data of the pixel by which shading was carried out, and an ending point is decoded by the column address decoder 8, it outputs to the light data controller 3, and only a drawing start point and the color data of the pixel of each point ending [drawing] are stored in the register of the register group 4 corresponding to those column addresses by the light data controller 3.

[0023] The number of drawing pixels which performs this shading drawing is calculated and held with a counter 2 from the formula "-(column address of the point ending [drawing]) (column address of a drawing start point) 1 [+]."

[0024] The color data shading computing element 5 performs shading by carrying out the linearity complement of the color data of a drawing start point, and the color data of the point ending [drawing]. That is, the color data shading computing element 5 calculates the difference of the color data of a drawing start point, and the color data of the point ending [drawing], and calculates the value which divides the difference by the number of drawing pixels, and carries out sequential accumulation for every pixel.

[0025] The color data shading computing element 5 performs shading by adding the calculated value to the color data of a ****** pixel one by one. The color data of the pixel by which shading was carried out with the color data shading computing element 5 are written in the register to which the register group 4 corresponds by the light data controller 3 one by one. [0026] If all the color data of the pixel which is going to perform shading drawing in the register group 4 are written in, the data of the register group 4 will be written in coincidence by a maximum of 256 pixels by the serial light controller 6 at the memory cell array 11. [0027] Here, the memory cell of 256 bit x512 consists of eight pieces, and, as for the memory cell array 11, a column address is supplied to these eight memory cells of each from eight column address decoders 8, respectively.

[0028] on the other hand, when the mask data of the direction of a raster are given to the data bus (not shown) connected to the input output buffer 1 with a drawing start point and the color data of each point ending [drawing], the writing to the register group 4 of the color data by which a mask is carried out with the mask data is forbidden.

[0029] That is, when the color data of the pixel by which shading was carried out with the color data shading computing element 5 are written in the register to which the register group 4 corresponds by the light data controller 3, the light data controller 3 forbids the writing to the register group 4 of the color data which correspond according to mask data.

[0030] Therefore, only the color data by which a mask was not carried out with mask data will be transmitted to the memory cell array 11 from the register group 4. By this, the writing of color

data by which shading was carried out in the direction of a raster of a display screen (not shown) can be forbidden per pixel.

[0031] moreover, when the mask data of the depth direction of memory are given to the data bus connected to the input output buffer 1 with a drawing start point and the color data of each point ending [drawing], the writing to the memory cell array 11 of the color data corresponding to the bit by which a mask is carried out with mask data among 8 bits which constitutes color data is forbidden.

[0032] That is, the mask data inputted into the input output buffer 1 from the data bus are stored in the light mask register 14 from an input output buffer 1. The light plane mask controller 15 is forbidden from transmitting the color data of a bit which correspond among 8 bits which constitutes color data from the register group 4 to the memory cell array 11 based on the mask data currently stored in the light mask register 14, when the color data by which shading was carried out to the memory cell array 11 from the register group 4 are transmitted. By this, the writing of color data by which shading was carried out to the bit of the arbitration of the depth direction of the memory cell array 11 can be forbidden.

[0033] <u>Drawing 2</u> is the block diagram showing the configuration of the color data shading computing element 5 of <u>drawing 1</u>. In drawing, the color data shading computing element 5 consists of the 8-bit subtractor (8 bitsubber) 51, a 16-bit divider (16 bit divider) 52, a 16-bit data register (16 bit data register) 53, and a 16-bit adder (16 bit adder) 54. Here, the 16-bit data register 53 uses the interior as 8 bits of integer part, and 8 bits of fraction part.

[0034] In case the color data shading computing element 5 carries out shading of the color data, it computes the difference of the color data for two points based on the color data and the number of drawing pixels of the pixel of two points (a drawing start point and point ending [drawing]) which were given from the register group 4.

[0035] Namely, the 8-bit subtractor 51 computes the difference for these two points by lengthening the color data of a drawing start point from the color data of the point ending [drawing]. the difference for two points by which the 16-bit divider 52 was computed with the 8-bit subtractor 51 -- the number of drawing pixels -- dividing -- the difference of the color data for two points -- delta value is computed.

[0036] it mentioned above -- as -- the difference of the color data for two points -- delta value can be calculated in the formula "[(color data of the point ending [drawing]) - (color data of a drawing start point)] / the number of drawing pixels." the difference of the color data for these two points searched for -- delta value is held at the 16-bit data register 53.

[0037] for determining the color data written in the memory cell array 11 of each pixel between a drawing start point and the point ending [drawing] -- the 16-bit adder 54 -- the color data of a drawing start point -- the difference of the color data for two points -- it carries out by adding delta value.

[0038] namely, the difference held at the 16-bit data register 53 at the color data stored in this register #n when the color data of a drawing start point were stored in register #n -- delta value is added with the 16-bit adder 54, and that value is written in register # (n+1) as color data of a pixel.

[0039] moreover, the color data of register # (n+1) -- difference -- the color data held at the next register as delta value was added and the value was written in register # (n+2) as color data of a pixel -- difference -- delta value is added and it writes in the register group 4 one by one by control of the light data controller 3. Here, 8 bits of integer part of the calculated color data are written in the register group 4.

[0040] the write-in sequence of the color data calculated as mentioned above -- < (register number in which the color data of a drawing start point were stored) (register number in which the color data of the point ending [drawing] were stored) -- it is -- a case -- the register group 4 -- it becomes right order from the left.

[0041] On the other hand, when it is > (register number in which the color data of a drawing start point were stored) (register number in which the color data of the point ending [drawing] were stored), the write-in sequence of color data serves as left order from the right of the register

group 4.

[0042] For example, when the color data by which shading was carried out are stored in register #29-#228 and set the color data of x and the point ending [drawing] to y for the color data of a drawing start point, x+(x-y)/200 are stored in register #30, and x+2 [(x-y)/200] is stored in

register #31, respectively.

[0043] register #32-#227 [henceforth,] -- one by one -- difference -- one by one, delta value [(x-y)/200] will accumulate and will be stored as the color data which ** value accumulated are stored and the color data y of the point ending [drawing] are stored in register #228.

[0044] Therefore, the selector which chooses one side among the color data inputted into the color data shading computing element 5 from the register holding the addition result of the 16-bit adder 54, this register, and the outside is prepared, and you may make it add delta value to the addition result of the 16-bit adder 54 one by one.

[0045] Thus, the hardware of the exterior for carrying out shading of the color data becomes unnecessary by performing shading of color data with the color data shading computing element

5 formed in the interior of an image storage element.

[0046] Therefore, in case an image is drawn using the technique of shading, sufficient processing speed can be obtained, components cost and a component-side product can be reduced, and the miniaturization of equipment can be enabled.

[0047] Moreover, since the color data by which shading was carried out can be drawn in the direction of a raster by one memory access at coincidence, very high-speed shading drawing can

be performed.

[0048] Furthermore, since the mask of the direction of a raster over the color data by which shading was carried out, or the depth direction of memory can also be performed, the light and darkness to the arrangement of color data by which shading was carried out, or its whole color data etc. are controllable by this one memory access at a high speed.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the block diagram showing the configuration of one example of this invention.
[Drawing 2] It is the block diagram showing the configuration of the color data shading

computing element of $\underline{drawing 1}$.

[Description of Notations]

- 2 Counter
- 3 Light Data Controller
- 4 Register Group
- 5 Color Data Shading Computing Element
- 6 Serial Light Controller

Machine English Translation of JP07-234948

- 7 Light Controller
- 8 Column Address Decoder
- 11 Memory Cell Array
- 14 Light Mask Register
- 15 Light Plane Mask Controller
- 51 8-Bit Subtractor.
- 52 16-Bit Divider
- 53 16-Bit Data Register
- 54 16-Bit Adder